Abstract
Technology impact brings Reduced Instruction Set Computer (RISC) design approach back to the stage of computer architecture evolution. While RISC architecture grab attention by their flying instruction rates, this paper summarizes the current design of micro-architectures and analyzes the tradeoffs between RISC approach and Microprogramming approach especially on the vertical migration among hardware, firmware, compilation and software. RISCs' simplicity is contrasted by the regularity of microprogrammed control. The RISC design incentives are categorized into three perspectives, namely, technology-driven, application-driven, and performance-driven. Traditional firmware migration approaches are reviewed and related to RISC design philosophy as well as Writable Instruction Set Computer (WISC) concept. Research such as Firmware Migration candidates selection can be applied to RISC instruction set design. Similarly, micro-code generation and compaction research can be used to construct the smart, optimizing RISC compiler. Horizontal microcode approach is interpreted as the Very Long Instruction Word (VLIW) architecture. Incorporating in the discussion about new design trends affected by GaAs, memory technology, and super-computing a clue for the direction of future-proof micro-architecture and microprogramming is projected.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
