Abstract
A method for Dynamic Vertical Migration based on the inclusion of a coprocessor is described. It optimally runs without firmware monitoring techniques and can be applied with neither knowledge of loops bounds, nor their microprogrammability. The coprocessor generates, for every instruction, an interconnection between the instruction and its microprogram execution code. This interconnections are stored in a coprocessor memory saving the fetching and decoding phases in subsequent executions. The coprocessor structure is organized around three basic elements. Interconnection Memory, Interconnection Memory Management Unit and Coprocessor Control Unit. The behaviour of the Interconnection Memory Management Unit has been studied for two different replacement algorithms.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
