Measurements and Analysis of Process Variability in 90 nm CMOS

Abstract

<para xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> A test chip has been built to study the effects of circuit layout on variability, and to characterize within-die (WID) and die-to-die (D2D) variability of delay and leakage current in 90 nm CMOS technology. Delay is obtained through the measurement of ring oscillator frequencies, and the transistor leakage current is measured by an on-chip analog-to-digital converter (ADC). It has been found that the transistor performance depends strongly on the polysilicon (poly-Si) gate density, and the spatial correlation depends on the gate orientation and the direction of poly-Si spacing. WID variation is small with three standard deviations over a mean <formula formulatype="inline"><tex Notation="TeX">$(3\sigma/\mu)$</tex> </formula> of around 3.5%, whereas D2D and systematic layout-induced variations are significant, with a <formula formulatype="inline"><tex Notation="TeX">$3\sigma/\mu$</tex> </formula> D2D variation of <formula formulatype="inline"><tex Notation="TeX">${\sim}\,$</tex> </formula>15% and a maximum layout-induced frequency shift of 10%. Finally, a set of guidelines is proposed to help circuit designers mitigate the effects of process variations on CMOS performance. </para>