Abstract
In this paper, a self-timed architecture for low voltage low power design is proposed. Compared to synchronous circuits, self-timed circuits are more robust to ultra-low supply voltage. In many signal-noise-ratio (SNR)-required DSP applications, this robustness allows the circuit to operate with very low supply voltage, even if some data samples are missed due to this low voltage. These missed data are interpolated at the output. Simulation shows that a significant power saving can be achieved at an acceptable SNR loss in a case study - speech signal processing. This proposed low power method can be combined with many other low power schemes at various levels to achieve further power saving.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
