Abstract
Applications of arithmetic operations in integrated circuits are manifold. In most of the digital systems, adders are the fundamental component in the design of application specific integrated circuits like RISC processors, Digital Signal Processors (DSP), microprocessors etc. This paper focuses two main design approaches. The former presents the problems identified in the existing Gate Diffusion Input (GDI) technique and its design solution in Modified Gate Diffusion Input (MGDI). The primitive logic cells are construction in MGDI and its performance issues are compared with existing GDI. The latter presents the implementation of 3 different MGDI full adders and a complete verification and comparison is also carried out to test the performance of the proposed adders. The performance analysis has been evaluated by Tanner simulator using TSMC 0.250 \(\upmu \)m technologies. The simulation results reveal better delay and power performance of proposed adder cells as compared to GDI, PT and CMOS at 0.250 \(\upmu \)m technologies.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
