Abstract
The drain current activation energy dependence on the gate voltage is first evaluated from temperature measurements in both low temperature (⩽600 °C) polysilicon thin film transistors and in crystalline silicon N-MOSFETs, operating from sub-threshold to above-threshold regions. The noise behaviour of these transistors is then described with a low frequency noise model based on the Meyer–Neldel drain current expression. This model is built on carrier fluctuations at the gate oxide/active layer interface and the corresponding defect density is then deduced. It suggests that these defects close to the interface, causing detrapping/trapping processes of carriers and fluctuations of the flat-band voltage, are mainly responsible for the low frequency noise in the two operating modes. Noise measurements on different N-MOS transistors are confronted to result from the presented model.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.