Abstract
A speech analyzer is adapted to produce speech parameter signals from a Pth order autocorrelation analysis of a speech pattern in a digital signal processor. The analyzer includes a plurality of memories of predetermined arrangement to store feature vector signals used in the analysis, a single set of coded signals for controlling the analysis, and a memory address processor for addressing the feature vector signal memories. In each iteration of the analysis, at least one speech parameter signal is produced by the digital signal processor responsive to the same set of control signals and the feature vector memory addressing signals.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
