Abstract

InAlN/GaN heterostructure field-effect transistors (HFETs) have been grown and fabricated on Fe-doped semi-insulating c-plane GaN substrates. The problematic parasitic leakage caused by interface charge between the epitaxial layers and the GaN substrate as well as any adverse effect of the substrate surface damage caused by the mechanical chemical polish employed on the substrates has been circumvented by using a combination of inductively coupled plasma dry etching and in situ H2 etching. As a result, the current leakage for 100 μm separation mesa-to-mesa was reduced down to 3×10−9 A/mm at 10 V voltage bias for a 320 μm mesa pad width normal to the current flow direction and the corresponding GaN buffer resistivity was about 3.5×108 Ω cm. Owing to the good thermal conductivity of GaN substrates, the HFETs exhibit much less current degradation, compared to those on a sapphire substrate, at high drain biases. Likewise, the dc and pulsed I-V characteristics were reasonably similar, suggestive of negligible drain current lag. A dc saturation drain current density of 1.0 A/mm was achieved at zero gate bias. For HFETs with 1.1 μm gate length and 90 μm gate width, the maximum extrinsic dc transconductance was 275 mS/mm.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.