Abstract
In this paper, we have primarily focused on the implementation of techniques to reduce power-delay product of sub-threshold source coupled logic (STSCL) circuits. Here the comparisons have been drawn to derive the performance of STSCL, STSCL-SFB (sub-threshold source coupled logic circuits with source follower buffer at output stage) and STSCL-PUSHPULL (sub-threshold source coupled logic circuits with push-pull amplifier at output stage) circuits in terms of PDP. The power dissipation has been kept same and the delay has been compared for all the circuits. Further, the analytical results measured in 180-nm CMOS technology showed an improvement of delay by a factor of 3 times. All the circuits have been designed in Cadence VIRTUOSO environment for simulation purpose.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
