Abstract
We fabricated high-quality Hf–silicate (HfSixOy) gate dielectrics by utilizing the solid phase interface reaction between physical-vapor-deposited metal–Hf (typically 0.5nm thick) and SiO2 underlayers. Metal diffusion to the SiO2 layer increases the permittivity of the underlayer, while preservation of the initial SiO2∕Si bottom interface ensures good electrical properties of the gate dielectrics. The Hf–silicate layer remains amorphous and the poly-Si∕HfSixOy gate stack endures activation annealing at 1000°C. The interface trap density was comparable to that of conventional SiO2 dielectrics and the hysteresis of capacitance–voltage curves was as low as 4mV for a bias swing between −2 and +2.5V. Moreover, high electron mobility, equal to 89% of the universal mobility, was obtained for the high-k gate transistor.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.