Abstract
According to the traditional AES algorithm, we present an optimized scheme, which offers an implementation of AES key expansion algorithm. The key expansion algorithm is shown by matrix in this scheme, then it is converted to look-up table, we use FPGA which has rich look-up table and storage resources to implement algorithm in parallel. The scheme reduces the complexity of the algorithm. As can be seen from experimental results, according to the needs of the encryption system, the system data processing speed and data throughput can be changed in real-time by changing the system clock.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
