Abstract
This paper presents a novel logic synthesis and technology mapping approach for Actel-1 MUX-based Field Programmable Gate Arrays (FPGAs) for low power and high performance applications. To deal with functions of large number of variables, decomposed BDD representation has been used. As there is one-to-one correspondence between the BDD representation and the 2-to-l MUX realization, BDD representation allows the use of simple and efficient algorithm for technology mapping to MUX-based FPGAs. Several optimization techniques have been adopted in technology independent and technology mapping phases to minimize area, delay and power dissipation of the realized circuits. Performance of the proposed approach has been compared with the help of experimental results on a large number of ISCAS benchmark circuits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
