Abstract
At high user densities, FDTS/DF /spl tau/=2 can be efficiently implemented as a 3D-110 detector. The simplicity of the detector facilitates parallel implementations that nearly double the data rate. This high speed version is derived from the sample rate version and enhanced to eliminate the need for cascaded analog sample-and-holds. By factoring out a 1+D term, the number of input terms to the detector summing nodes is reduced to two, providing improved speed for a digital circuit.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
