Abstract

A three-dimensional (3-D) integrated circuit combining free-space optical interconnects (FSOI) with CMOS devices has been developed. An overview of the combined optical and CMOS system is described. Experimental data and simulated results are provided. A 3-D integrated test circuit merging the free-space optical network with gallium arsenide based vertical cavity surface emitting lasers (VCSELs) and germanium based photodetectors has been experimentally tested. The prototype 3-D IC test circuit exhibits a 3.3GHz bandwidth and a 5.1mW total power consumption per link. The bandwidth is limited due to the use of 5GHz bandwidth commercial VCSELs and the large inductive impedance of the wirebonds attaching the VCSELs and photodetectors to the I/O pads. The design of transmitter circuits for the 3-D integrated free-space optical interconnect system is discussed, and simulated extrapolated results on operating frequency and bandwidth are provided. The microprocessor operates at 333MHz and includes a bus width of 64bits, requiring a FSOI bandwidth of 10.65Gbps after serialization.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.