Abstract
AbstractThis paper discusses the realization of a hardware decoder for turbo trellis‐coded modulation with high‐order modulation levels. In order to avoid an increase of decoding processing with the increase of modulation levels, a simplified decoding algorithm based on Max‐log MAP is considered, and a method for fast execution is proposed. When the proposed decoding procedure is used, the amount of computation can be reduced to approximately 1/25 of that by Max‐log MAP without degrading the performance (when the number of states in the element encoder is 8 and the number of input bits is 7). In order to realize the hardware decoder, the number of bits needed for each variable is analyzed. Then an efficient design procedure for the path metric module is presented. As an example of the design of a hardware decoder based on these investigations, the design of a turbo TCM decoder for 256QAM is presented. © 2006 Wiley Periodicals, Inc. Electron Comm Jpn Pt 3, 90(4): 27 – 38, 2007; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/ecjc.20252
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Electronics and Communications in Japan (Part III: Fundamental Electronic Science)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
