Abstract
In the present work, the effect of the gate-to-drain capacitance (C<SUB>gd</SUB> on the noise performance of a symmetric tied-gate In <SUB>0.52</SUB>AI <SUB>0.48</SUB>As/In <SUB>0.53</SUB>Ga <SUB>0.47</SUB>As double-gate HEMT is studied using an accurate charge control based approach. An analytical expression for the gate-to-drain capacitance is obtained. In terms of the intrinsic noise sources and the admittance parameters (Y <SUB>11</SUB> and Y <SUB>21</SUB> which are obtained incorporating the effect of C <SUB>gd</SUB>, the various noise performance parameters including the Minimum noise figure and the Minimum Noise Temperature are evaluated. The inclusion of gate-to-drain capacitance is observed to cause significant reduction in the Minimum Noise figure and Minimum Noise Temperature especially at low values of drain voltage, thereby, predicting better noise performance for the device.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: JSTS:Journal of Semiconductor Technology and Science
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
