Published Version
Open DOI LinkAbstract
This paper describes a novel field programmable gate array (FPGA) logic synthesis technique which determines if a logic function can be implemented in a given programmable circuit and describes how this problem can be formalized and solved using quantified Boolean satisfiability. This technique is general enough to be applied to any type of logic function and programmable circuit; thus, it has many applications to FPGAs. The application demonstrated in this paper is FPGA PLB evaluation where their results show that this tool allows radical new features of FPGA logic blocks to be evaluated in a rigorous scientific way.
Full Text
Open DOI Link
Sign-in/Register to access full text options Topics from this Paper
Field Programmable Gate Array- Field Programmable Gate Array Logic
- Programmable Circuit
- Logic Synthesis Technique
- Scientific Way + Show 5 more
Create a personalized feed of these topics
Get StartedTalk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
FPGA programmable logic block evaluation using quantified Boolean satisfiability 
Relevant
Not Relevant
IEE Proceedings - Computers and Digital Techniques
Jan 1, 2006
RelevantNot Relevant Implementing Ultra Low Latency Data Center Services with Programmable Logic RelevantNot Relevant
- Aug 1, 2015
RelevantNot Relevant A plug and play approach to data acquisition RelevantNot Relevant
- IEEE Transactions on Nuclear Science
- Nov 4, 2001
RelevantNot Relevant Precision Control of Modular Robot Manipulators: The VDC Approach With Embedded FPGA RelevantNot Relevant
- IEEE Transactions on Robotics
- Oct 1, 2013
RelevantNot Relevant Migrating an OS Scheduler into Tightly Coupled FPGA Logic to Increase Attacker Workload RelevantNot Relevant
- Nov 1, 2013
RelevantNot Relevant All-Digital Time-Domain Smart Temperature Sensor With an Inter-Batch Inaccuracy of $-{\hbox {0.7}} ~^{\circ}{\hbox {C}}-+{\hbox {0.6}}~^{\circ}{\hbox {C}}$ After One-Point Calibration RelevantNot Relevant
- IEEE Transactions on Circuits and Systems I: Regular Papers
- May 1, 2011
RelevantNot Relevant The Acceleration of OPUS Codec Using Processor - FPGA Co-processing RelevantNot Relevant
- Jan 1, 2023
RelevantNot Relevant Method of solving single-event upset for heterogeneous dual field programmable logic gate array for infrared remote sensing camera in orbit RelevantNot Relevant
- Journal of Applied Remote Sensing
- Apr 8, 2023
RelevantNot Relevant Field Programmable Gate Array Reliability Analysis Using the Dynamic Flowgraph Methodology RelevantNot Relevant
- Nuclear Engineering and Technology
- Oct 1, 2016
RelevantNot Relevant Monitor and control for the SKA1 CSP Mid.CBF utilizing the Stratix-10 FPGA equipped with HPS RelevantNot Relevant
- Jul 6, 2018
RelevantNot Relevant IIR Digital Filter Design Using Xilinx System Generator for FPGA Implementation RelevantNot Relevant
- Apr 1, 2018
RelevantNot Relevant Keynote 2 — SpaceCube — A family of reconfigurable hybrid on-board science data processors RelevantNot Relevant
- Dec 1, 2014
RelevantNot RelevantREAD MORE FROMInternational Conference on Field Programmable Logic and Applications, 2005.
Post-placement BDD-based decomposition for FPGAs RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Memory efficient design of an MPEG-4 video encoder for FPGAs RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Programmable and reconfigurable hardware architectures for the rapid prototyping of cellular automata RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant FPGA PLB evaluation using quantified boolean satisfiability RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Testing superscalar processors in functional mode RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Evaluation of ray casting on processor-like reconfigurable architectures RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant A flexible circuit switched NOC for FPGA based systems RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Low power domain-specific reconfigurable array for discrete wavelet transforms targeting multimedia applications RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Next generation architectures and CADfor power aware programmable fabrics RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant Hardware emulation of a network on chip architecture based on a clockwork routed manhattan street network RelevantNot Relevant
- International Conference on Field Programmable Logic and Applications, 2005.
- Oct 10, 2005
RelevantNot Relevant