Abstract
In charge-pump phase-locked loops (CP-PLLs), the reference signal samples the phase delay between reference and feedback signals. When a frequency divider is present in the loop, the spectrum folding of the voltage-controlled oscillator phase noise caused by the inherent subsampling operation adds a relevant contribution to the in-band output noise. This brief elaborates the discrete-time linear model of PLLs to take into account spectrum folding and provides a simple equation for the estimation of the output noise. The closed-form expressions are validated on the basis of behavioral simulations of a third-order CP-PLL.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
