Abstract
This paper focuses on a novel circuit suitable for implementation of feed-forward artificial neural networks. Structure of the circuit is derived from the concept of Field Programmable Neural Array - Field Programmable Neural Network. The aim of the paper is to describe an innovative promising approach to fast hardware implementations of feed-forward artificial neural networks and introduce some special techniques that was used in the design of this circuit and its optimization. The proposed circuit facilitates implementations of all common used topologies of feed-forward neural networks and covers a wide spectrum of applications of neural networks. The circuit is optimized to be implemented into new FPGAs from Xilinx, primarily families 5 and 6 and it also can be implemented into ASIC.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
