Abstract
Fault securing techniques based on address remapping (AR) for RRAM are proposed in this paper. We first classify the traditional RRAM fault models into 1-maskable fault and the 0-maskable fault types based on their fault effects. Therefore, the fault effects of most faulty cells can be masked before subject to the usage of ECC and hardware redundancies. Therefore, the burden of ECC and hardware redundancy techniques can be greatly reduced. The corresponding test and repair flow is also presented. A simulator is developed to evaluate the hardware overhead, repair rate, yield, and reliability. According to experimental results, we can enhance these measures significantly with almost negligible hardware overhead.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
