Abstract
About 1100 ATLAS bare modules will be assembled at Fraunhofer IZM. The bumping and assembly technology of these multichip-modules is described in this paper. Pixel contacts and lead–tin interconnection bumps are deposited by electroplating. A high yield manufacturing technology requires electrical test and optical inspection on wafer level as well as on chip level. In this paper, the result of optical inspection of more than 7600 readout chips is presented. Handling mistakes are the main reason for rejection of chips before flip chip assembly. A reliable process technology, the assembly of electrical Known Good Die (KGD), optical inspection after bumping and the development of a single chip repair technology result in 98% of good modules after flip chip assembly. The reliability of the bump interconnections was even checked by thermal cycling and accelerated thermal aging.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
