Abstract

A novel nonvolatile latch with ferroelectric capacitors has been developed to reduce standby power of LSIs. This latch stores the data as a ferroelectric remanent polarization during power off without area penalty and operating speed degradation. Test circuits have been fabricated to confirm characteristics of the latch. The data retention and the stable recall procedure have been confirmed. This paper also describes scaling projection of this technique.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.