Abstract
Techniques for overcoming the hardware inefficiency in the systolic array implementation of a generic class of IIR digital filters which include the classical direct form digital filter, the Gray-Markel digital lattice or ladder filters, and the Rao-Kailath orthogonal digital filters are discussed. The hardware inefficiency is due to the partial delay transfer and the time rescaling involved in pipelining those filter algorithms. The two schemes proposed improve the hardware efficiency to about 100% with low control overhead.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
