Abstract

This letter investigates the effect of repeated uniaxial mechanical stress on bias-induced degradation behavior in polycrystalline thin-film transistors (TFTs). After 100 000 iterations of channel-width-direction mechanical compression, serious threshold voltage degradation and an abnormal hump are observed. Simulation indicates that the strongest mechanical stress occurs at both sides of the channel edge, between the polycrystalline silicon and gate insulator. Since these stress points produce oxide traps in the gate insulator, the degradation of threshold voltage shift and parasitic current path can be attributed to electron trapping at these intense mechanical stress points. In addition, the degradation becomes serious with diminishing TFT size.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.