Abstract
In modern communication systems, the conversion of analog signals into digital form [analog-digital conversion (ADC)] is one of the most critical functions. A fundamental limit of the signal-to-noise ratio (SNR) achievable in this conversion is given by the jitter of the sampling clock. The requirements on the maximum jitter tolerable are typically specified using SNR expressions which hold in the case of an infinite number of samples. However, there are good reasons to investigate the resulting SNR when only a finite number of samples is taken into account. This paper evaluates the effective impact of jitter on the SNR of the ADC process when the observation interval is limited to a finite number of samples. It will be shown that, in this case, the jitter constraints on the sampling clock can be more relaxed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
