Abstract
The digital hardware realization of a recurrent neural network for solving the assignment problem is presented. The design is based on an analog neural network and is mapped to a one-dimensional systolic array for parallel processing. The processing elements are connected with a ring topology that reduces the overhead in controlling the pipeline. The design was simplified by exploiting regularities in the data to eliminate the need for multipliers and dividers in hardware implementation. The results of implementation and verification based on field programmable gate array device show the feasibility of the digital neural network approach to the assignment problem.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
