Abstract
In this paper, we describe VLSI implementation using a new vision chip architecture that enables various visual processings on the same architecture and combines high speed and the high accumulation. A 64 × 64 pixel prototype vision chip and its evaluation results are shown. The chip is integrated on a 3.6 mm × 3.9 mm chip using a 0.35 μm CMOS DLP/TLM process; the pixel size is 33.0 μm × 33.0 μm. The maximum current consumption is approximately 500 mA.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
