Abstract
In this paper, a Phase Frequency Detector (PFD) Charge Pump (CP) and programmable frequency divider Phase Locked Loop (PLL) for Bluetooth Low Energy (BLE) are presented. It is implemented using 180nm CMOS technology. The programmable frequency divider consists of Dual Modulus Prescaler divide by 15/16, 7-Bit Programmable Counter (P), and 6-Bit Swallow Counter (S). The divider will operate between 2.4–2.48 GHz frequency with 40 channels frequency hopping. The design has been simulated with 1.8 Vdd and consumed 3.51mW power.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
