Abstract
This article presents a program for permanent magnet synchronous motor (PMSM) vector control chip design based on SOPC technology. Microprocessor NIOSII and hardware arithmetic unit such as CORDIC and SVPWM, were all integrated in a FPGA by using bus interconnect and IP reuse technology, so that became a dedicated control chip of PMSM. Using hardware and software co-design methods, the chip was designed on Altera's CycloneIII FPGA, chip design flexibility and use small resource. Finally, combined with the power driver board achieved the dual closed-loop control of PMSM. The results show that system have a good performance, which proved that system can be well controlled by the designed IC.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.