Abstract
Field programmable gate arrays (FPGA) have been widely used in the telecommunication field. This paper introduces the design principle of a highly stable digital phase locked loop (DPLL) used in SDH equipment clock (SEC). The main components of DPLL are implemented with FPGA. The chief test results obtained in our lab shows that the DPLL has an excellent performance in tracking the reference frequency.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
