Abstract

A low leakage, low power and high speed memory has been developed using a combination of content addressable memory (CAM) and static random access memory (SRAM) in 150 nm node technology and with a power supply of 1 volt. Data search operation is done by using CAM while SRAMs are used as data storage cells. Data read operation is performed through a read circuit that is controlled by the search result of CAM cells. A priority checker has been incorporated into the CAM cells to make the search operation more precise.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.