Abstract
This paper describes the design of a high performance static adder in CMOS pass logic. The adder we present is not only the fastest CMOS adder, in comparison with other published results using the same model and process parameters, but it is also the most area efficient. An attempt to design a high performance parallel adder by exploiting the failures of the designed adder is discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
