Abstract
This paper describes the design of 10 Gb/s optical receiver, which consists of an Avalanche Photo Detector (APD) and a Clock & Data Recovery (CDR) circuit. All components are successfully integrated onto the 4-layered FR-4 PCB, using two types of signal paths: di®erential microstrip and single-ended CB-CPW. Their dimensions are optimally chosen for matching impedance, according to the ADS simulations. The receivers performance has been evaluated under 3 impairments: jitter, interchannel crosstalk and fiber dispersion. The Periodic Jitter (PJ) is added to analyze histograms and measure the receivers jitter tolerance. The crosstalk and dispersion effects on eye-diagram are demonstrated via the testbed of 50-GHz Dense Wavelength Division Multi-plexing (DWDM) transmission over 40-km Standard Single Mode Fiber (SSMF). The measured jitter tolerance proves that this receiver can pass the SONET (Synchronous Optical NETwork) mask standard with Bit Error Rate (BER) below 10-12. The recovered eye-diagrams show that this design can reduce both crosstalk and dispersion e®ects. The power penaltyof this receiver is determined from the BER plot to be within 2-dB standard limit.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: ECTI Transactions on Electrical Engineering, Electronics, and Communications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
