Design and implementation of matrix algorithms of systolic array processor

K Chiranjeevi,C.V Kameshwara Rao

doi:10.1109/ace.1990.762687

Design and implementation of matrix algorithms of systolic array processor

K Chiranjeevi, C.V Kameshwara Rao

https://doi.org/10.1109/ace.1990.762687

Copy DOI

Publication Date: Jan 22, 1990

Affiliation: Wayne State University, Jawaharlal Nehru Technological University, Hyderabad

#Geo Metric Arithmetic Parallel Processor #Arithmetic Parallel Processor + Show 8 more

Abstract
Full-Text
Similar Papers

Abstract

Design and implementation of two impor- tant matrix operations namely matrix multi plication and matrix Inversion using geo metric arithmetic parallel processor (GAPP) array is described. These matrix operations are implemented oh an IBM PC/XT compatible with an add on card con sisting of two GAPP clips. Together, these two clips have an array of 12 X 12 processing elements. The implementation is done using GAL - GAPP algorithm lang uage. Performance evaluation shows that this idea can be extended to large arrays.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Paper Title

Journal

Date

Author

View more papers

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.