Abstract
A Binary Phase Shift Keying (BPSK) demodulator using squaring Loop technique is designed and successfully implemented, hardware realization of demodulator architecture has been carried out and results are presented. The recovered output is differentially decoded to mitigate the phase ambiguity in BPSK demodulation process. The fabricated demodulator works at a carrier frequency of 8 KHz and has been tested at data rate of 1Kbps. Although the fabricated BPSK demodulator is tested for the data rate of 1Kbps, yet it can be tested for any data rate up to 8Kbps.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
