Abstract
Performance limitations of currently employed four-level pulse amplitude modulation links and high power consumption of digital signal processing (DSP)-based coherent links for further increase in capacity create an urgent demand for low-power coherent solutions for short-reach data center interconnects. We propose a low-power coherent receiver with analog domain processing for a self-homodyne link. To validate the proposed scheme, a 10 GBd polarization multiplexed carrier-based self-homodyne quadrature phase-shift keying system with a constant modulus algorithm-based equalizer chip is experimentally demonstrated. Also, energy consumption per bit estimates show that the proposed approach results in significant power reduction in comparison with conventional DSP-based solutions.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
