Abstract
Loop delay degrades the accuracy of the traditional peak detectors and limits operational frequency to 1 MHz or less. This paper proposes a delay time compensation scheme boosting operational frequency to 20 MHz while delivering high-accuracy measurements of the peak voltage. The proposed peak detector is implemented using TSMC 0.18 \(\upmu \)m CMOS process requiring only 1.05363 mm\(^2\). The new approach doubles measured performance over standard peak detectors.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
