Abstract
3D Integration is a good solution for extending Moore's momentum in the next decennium. Through Silicon Via (TSV) is an alternative interconnect technology for higher performance system integration with vertical stacking of chips in package. Due to high demands of chip miniaturization, small diameter TSV with high aspect ratio has become particularly important. This paper focuses on Cu electroplating via filling of small diameter, high aspect ratio TSV. Samples of different via diameters under various current densities are fabricated and analyzed in lab. In addition, exhaust and pre-wetting procedures are also introduced after a series of contrast experiments, robust copper filling result for small diameter (4μm ~ 6μm) TSVs with high aspect ratio up to 6:1 has been successfully realized. Based on the good copper filling result, a testing vehicle structure of 3D integration is fabricated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
