Abstract
In deep submicrometre technology, an inter-wire coupling capacitance dominates wire loading and makes interconnect delays very data-dependent. Reducing this cross-coupling effect is crucial for high-speed lower-power operation. A layout scheme is proposed for datapath control signals which reduces the switching power by 10% and wire delays by 15% for 0.25 µm microprocessor examples.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
