Abstract
AbstractAlong with the scale expansion of high performance computing, accelerators are increasingly viewed as computer coprocessors that can provide significant computational performance at low price. Thus, research of mixed computer architecture is becoming popular. This paper presents a mixed configurable computer architecture which can run fast multipole method (FMM) algorithm of N-Body problem well. Each sub-procedure of FMM algorithm is implemented and tested on GPU, FPGA and CELL. FMM is optimized on the proposed configure scheme through decomposing its task flow. The probable solution for different task flow is also put forward. The conclusion is significant to the research on the mixed computer architecture of high performance computing.KeywordsGraphical Processing UnitField Programmable Gate ArrayHigh Performance ComputingComputer ArchitectureMultipole ExpansionThese keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
