Abstract
This brief presents a brief tutorial on recent circuit design techniques for high efficiency fully-integrated switched-capacitor (SC) converters. Design challenges for fully-integrated SC converters are highlighted, followed by consideration of tradeoffs among topology generation, parasitic loss reduction, clock generation and distribution, and close-loop regulation. Circuit techniques and design guidelines are suggested.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
