Abstract

The fabrication of two-phase buried channel charge-coupled devices with 100 transfer electrodes is described. The gate electrodes were constructed using only one level of polysilicon and with interelectrode gaps of approximately 0.5 µm. The edge etch technique was employed to provide 750 A wide windows to the polysilicon layer and then etching the polysilicon structure through these windows to produce submicron gaps. The use of the device as an analog delay line was demonstrated with a typical transfer efficiency of 0.99992 at 5 MHz.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.