Abstract
In this paper, we present a new library-oriented cell selection approach to minimize power consumption of combinational circuits. We formulate the low power cell selection problem as a mixed integer-linear-programming (MILP) problem. Cells with different sizes, supply voltages, and threshold voltages, can be selected simultaneously by our unified approach. Level shifter insertion required by supply voltage scaling is integrated into the cell selection process and the effect of insertion positions on power consumption is investigated. We put special efforts to reduce the size of the MILP and present efficient and effective heuristics to solve the MILP in short CPU time. Experiments are conducted on ISCAS’85 benchmark circuits. A 0.5 μ CMOS library from IBM is used as the technology library. Comparing with other approaches which select cells with one or two kinds of variations, our approach achieve 9–26% more power saving in 30–79% less CPU time.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
