Abstract

Characterization of the capacitance–voltage characteristics of ultrathin gate dielectrics is discussed. Focus is given to the limitations of two-element models in extracting gate capacitance from measurements of complex impedance. Of particular interest for discussion is the apparent frequency dispersion and bias dependence of accumulation capacitance. Comparison is made to a three-element model that takes into account both gate dielectric conductance and substrate resistance, but requires a measurement of complex impedance at multiple frequencies. The electrical properties of a specific alternative gate dielectric structure, namely a 10 nm Y 2O 3 film on silicon, are analyzed within the context of the three models.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.