Abstract

The metal in the blanket tungsten process for microelectronic interconnects is deposited in via holes or trenches of sub-micron radius/width and depths of the order 2 μm. This process is usually isothermal, based on chemical vapor deposition. However, the resulting concentration gradients along the depth of the via promote formation of a void (keyhole) in the feature, unless processing is at low temperatures and hence, for longer duration. Using process modeling, the feasibility of the two approaches are investigated that rely on a non-isothermal process, which are equally fast and reduces the volume of the keyhole defect. In the first, application of a thermal gradient is examined, which can mitigate the tendency to form keyholes. However, the process conditions require excessive gas flow rates. In another, continuous cooling of the substrate while deposition occurs simultaneously is examined. The method based on continuous cooling appears more feasible in optimizing between keyhole size and process time.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.