Abstract
The performance of real-time systems (RTS) with large-scale direct-mapped secondary caches is largely dependent on the state of physical memory page allocation when the cache hit rate is not high. To overcome that problem, the author proposes two optimization methods for minimizing secondary cache conflict misses, assuming an RTS for which page allocation is not performed during a service, and evaluates these methods by simulations based on actual RTS trace data. The evaluations show a performance improvement of from 30% to 100% for secondary cache capacities ranging from 128 KB to 1 MB in a system that employs the MIPS R4000 processor. © 1998 Scripta Technica, Syst Comp Jpn, 29(4): 43–59, 1998
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
