Abstract
The architecture of a 64-bit fuzzy inference processor (FIP) will be presented. A fuzzy system consisting of the FIP and a 64-bit microprocessor speeds-up the inference by up to 10 times. In addition we present an optimized inference algorithm which achieves a 50 fold acceleration for the calculation of the rule base. The FIP will be used only for the inference while the fuzzification and defuzzification will be done by the microprocessor (/spl mu/P), which will also do the controlling of the FIP. This results in a simple architecture and low hardware requirement. We use the min/max algorithm and an internal resolution of 8-bit. Up to 8 membership functions can be used for every input and output. A prototype (with 32-bit) was simulated on FPGA's and needed 180 ns for the calculation of one rule with 8 inputs and 2 outputs. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
