Architecture for hardware implementation of programmableternary de Bruijn sequence generators

Abstract

An architecture for direct hardware implementation of programmable ternary de Bruijn sequence generators is described. The approach employed is based on the use of two recently introduced ternary logic components: the J3K3 flip-flop sequencer and the hybrid implemented U-gate. Generation of de Bruijn sequences and the proposed implementation approach are described with the aid of an example.