Abstract
In this paper, an architecture of the RISC processor for programmable logic controllers is proposed. Execution characteristics of relay ladder logic (RLL) are analyzed with various application programs in order to determine an optimal architecture for programmable logic controllers (PLCs). A conditional execution mechanism is developed to prevent pipeline hazards caused by the inherent execution behavior of RLL. Instruction sets of three different architectural models are defined. Translators, assemblers, and simulators are developed for three models to evaluate performance and to choose an optimal architecture for PLCs. The proposed processor, which has an accumulator architecture with a four-stage pipeline, exhibits desirable performance much higher than that of recent commercial PLCs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
