Abstract

To achieve high speed data signaling rates with the internal fast clock operating at half its speed,the XDR(extreme data rate) I/O link employs dual-edge signaling where in data bits are transmitted on both the edges(rise/fall) of transmit clock. Duty cycle correction technique is used to provide high frequency low jitter clocks that have 50% duty cycle. This paper compares two different techniques to implement duty cycle corrector(DCC). These techniquesare implemented in high speed I/O operating at data rate of 4Gbps and 6.4Gbps in TSMC 65nm & TSMC 40nm technology achieving an output duty cycle error below +/-2% for +/-10% input duty cycle error

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.